



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/739,839	12/20/2000	Yusuke Kawasaki	1080.1088/JDH	3883

21171 7590 03/06/2008
STAAS & HALSEY LLP
SUITE 700
1201 NEW YORK AVENUE, N.W.
WASHINGTON, DC 20005

EXAMINER

HENNING, MATTHEW T

ART UNIT	PAPER NUMBER
----------	--------------

2131

MAIL DATE	DELIVERY MODE
-----------	---------------

03/06/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 09/739,839	Applicant(s) KAWASAKI ET AL.	
	Examiner MATTHEW T. HENNING	Art Unit 2131	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 07 December 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-4,6-11,13-23,25-29 and 31-36 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4,6-11,13-23,25-29 and 31-36 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 10 March 2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

1 This action is in response to the communication filed on 12/09/2007.

2 **DETAILED ACTION**

3 *Continued Examination Under 37 CFR 1.114*

4 A request for continued examination under 37 CFR 1.114, including the fee set forth in
5 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is
6 eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e)
7 has been timely paid, the finality of the previous Office action has been withdrawn pursuant to
8 37 CFR 1.114. Applicant's submission filed on 12/09/2007 has been entered.

9
10 *Response to Arguments*

11 Applicants' arguments filed 12/09/2007 have been fully considered but they are not
12 persuasive.

13 Regarding applicants' argument that the relied upon prior art does not teach or suggest
14 supplying multiple clocks operating within a internal circuit, the examiner does not find the
15 argument persuasive. First, the claim language does not specifically state that the first and
16 second clocks are separate clocks. Second, based upon the teachings of Millhaupt, with regards
17 to element 180 of Fig. 5, there are multiple clocks in the system. For example, in Fig. 5
18 Millhaupt, there are at least three different clocks from element 180. There is CLKA, CLKC,
19 and CLK. Millhaupt teaches throttling back the processor clock when the processor is idle, in
20 order to reduce power consumption. It therefore would have been obvious, based upon the
21 teachings of Millhaupt, that in the combination as relied upon, when the data processing means is
22 idle, but the encryption and decryption means are not idle, the clock to the data processing means

1 should throttled down to reduce power consumption, while the clock to the non-idle
2 encryption/decryption means remains active. This would have been obvious because the
3 ordinary person skilled in the art would have been motivated to reduce the power consumed by
4 the data processor while the processor was idle and waiting for the software to be re-encrypted
5 and stored in memory. Furthermore, it would have been obvious that a separate clock would
6 need to be provided to the encryption/decryptions means in order for it to remain active while the
7 data processing means' clock was throttled back. As such, the examiner does not find the
8 argument persuasive.

9 Regarding applicants' argument that the initialization operation of the relied upon prior
10 art is not an initialization operation when the device is first powered on. First, the examiner
11 points out that although the applicants appear to argue that the initialization operation is executed
12 when the device is first powered on, the examiner points out that this has not been claimed.
13 Rather, it is claimed that the initialization operation is an initialization operation when the device
14 is first powered on. As such, the examiner points out that operation must be programmed into
15 the device and when the device is powered on, this programmed initialization operation is an
16 initialization operation. As such, the examiner does not find the argument persuasive.

17 Claims 1-4, 6-11, 13-23, 25-29, and 31-36 have been examined.

18 All objections and rejections not set forth below have been withdrawn.

19 ***Claim Rejections - 35 USC § 103***

20 The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all
21 obviousness rejections set forth in this Office action:

22 *A patent may not be obtained though the invention is not identically disclosed or*
23 *described as set forth in section 102 of this title, if the differences between the subject*

Art Unit: 2131

1 *matter sought to be patented and the prior art are such that the subject matter as a*
2 *whole would have been obvious at the time the invention was made to a person having*
3 *ordinary skill in the art to which said subject matter pertains. Patentability shall not be*
4 *negated by the manner in which the invention was made.*

5
6 Claims 11, 13-17, 19, 29, and 31-36 rejected under 35 U.S.C. 103(a) as being
7 unpatentable over Taguchi et al. (U.S. Patent Number 5,915,025) hereinafter referred to as
8 Taguchi, and further in view of Curran et al. (U.S. Patent Number 4,525,599) hereinafter referred
9 to as Curran, and further in view of Schneier (Applied Cryptography: Second Edition).

10 Regarding claim 11, 29, and 36, Taguchi disclosed an internal circuit (See Taguchi Fig.
11 31 the Elements within Element 150) comprising a CPU executing programs (Element 151), at
12 least one internal device having a predetermined function (Elements 152-157) and a bus line
13 extending internally of the internal circuit (See connection from 153 and 154 to 160, and Col. 25
14 Lines 44-51, Col. 21 Lines 18-28, Col. 10 Lines 50-62, and Col. 9 Lines 49-65 especially lines
15 61-63) and connecting said CPU to said internal device (See connection from 151 to 153 and
16 154) the bus line comprising an externally extending portion extending externally of said
17 external circuit (See connection from 153 and 154 to 160, and Col. 25 Lines 44-51, Col. 21 Lines
18 18-28, Col. 10 Lines 50-62, and Col. 9 Lines 49-65 especially lines 61-63) and transferring an
19 address and data (See Col. 8 Lines 55-59), wherein said internal circuit includes at least one
20 internal memory as an internal device (See Taguchi Fig. 31 Element 155 and Col. 13 Paragraphs
21 2-4 wherein it is disclosed that the key supply stores keys and retrieves keys upon request.
22 Further see Taguchi Col. 2 Line 55 Col. 3 Line 55 wherein it was disclosed that processors had
23 cache memory), the internal circuit including selection means for determining ciphering patterns
24 (See Taguchi Col. 4 Paragraph 4 and Col. 22 Paragraph 3).

Art Unit: 2131

1 Taguchi further disclosed an external circuit (Elements 161-166) provided externally of
2 the internal circuit and connected with the externally extending portion of said bus line (See all
3 elements below 160) and including at least one external device having a predetermined function
4 (Elements 161-166), wherein said external circuit includes at least one external memory as an
5 external device (See Taguchi Fig. 31 Element 161 and Col. 8 Lines 33-36 wherein it was
6 disclosed that the external storage was RAM (Random Access Memory)).

7 Taguchi also disclosed that the internal circuit comprises a ciphering section (Element
8 153) interposed at an entrance to an external side of said internal circuit (See connection from
9 153 to 160, and Col. 25 Lines 44-51, Col. 21 Lines 18-28, Col. 10 Lines 50-62, and Col. 9 Lines
10 49-65 especially lines 61-63) and ciphering the data on the bus line by ciphering patterns
11 according to a plurality of regions divided from an address space allotted to entirety of said at
12 least one external device (See Col. 8 Paragraph 5).

13 Taguchi further disclosed that the ciphering patterns include at least one pattern in which
14 neither the address nor the data is enciphered (See Taguchi Col. 14 Paragraph 1 and Col. 20
15 Paragraph 45-56 wherein the encryption being performed was a basic XOR and the encryption
16 keys were chosen randomly. In this case, that the random key could be a string of all zeros, and
17 XORing data with all zeros does not encrypt the data.)

18 Taguchi further disclosed that the internal circuit has information rewrite means for
19 ciphering and rewriting at least part of the information stored in said external memory in a
20 predetermined initialization operation, to thereby prevent illicit access to the internal memory via
21 the external memory (See Taguchi Fig. 12 and Fig. 13).

1 However, Taguchi failed to disclose the ciphering of the address. Taguchi also failed to
2 specifically state that the processing means was provided with cache memory, but Taguchi did
3 imply that the cache memory was there (See Taguchi Col. 2 Line 55 Col. 3 Line 55). Further,
4 Taguchi failed to specifically disclose that the system bus comprised both an address bus and a
5 data bus. Further still, Taguchi failed to disclose that the selection means included a program
6 stored in internal memory for determining the ciphering patterns. Even further still, Taguchi did
7 not specifically disclose that the initialization operation was an initialization operation when the
8 apparatus is first powered on.

9 Curran teaches that software can be protected from illegal copying by encrypting the
10 addresses of the data being accessed in order to provide a non-sequential ordering of the data in
11 memory as well as encrypting the data stored therein (See Col. 1 Paragraph 5 – Col. 2 Paragraph
12 1 and Col. 3 Paragraph 3).

13 Schneier teaches that any encryption algorithm can be implemented in software in order
14 to provide flexibility, portability, ease of use, and ease of upgrade (See Schneier Page 225 Lines
15 24-43).

16 Furthermore, it was well known in the art at the time of invention that processors
17 accessed data directly from cache memory and external storage, such as RAM, accessed the data
18 from the cache memory (See Taguchi Col. 2 Line 55 Col. 3 Line 55). It therefore would have
19 been obvious to the ordinary person skilled in the art at the time of invention to employ what was
20 known in the art at the time of invention to the processing system of Taguchi by storing data to
21 be input and output by the processing means in cache memory. This would have been obvious
22 because the ordinary person skilled in the art would have been motivated to decrease the access

Art Unit: 2131

1 time to the data. In this combination, illicit access to the data in the cache would be prevented
2 because the data sent out of the internal circuit from the cache would be encrypted (See Taguchi
3 Col. 8 Paragraph 5).

4 It was further well known in the art at the time of invention that busses comprised an
5 address bus, data bus, and control bus and therefore it would have been obvious to the ordinary
6 person skilled in the art for the system bus of Taguchi to incorporate all three as well.

7 It also would have been obvious to the ordinary person skilled in the art at the time of
8 invention to employ the teachings of Curran to the invention of Taguchi in order to encrypt the
9 addresses as well as the data on the external bus. This would have been obvious because the
10 ordinary person skilled in the art would have been motivated to further protect the software and
11 other data stored external from the data processor from illicit access.

12 It further would have been obvious to the ordinary person skilled in the art at the time of
13 invention to employ the teachings of Schneier in the software protection apparatus of Taguchi
14 and Curran by implementing the encryption method selection means 157 in software. This
15 would have been obvious because the ordinary person skilled in the art would have been
16 motivated to provide flexibility, portability, ease of use, and ease of upgrade of the selection
17 means. It further would have been obvious that the software would have been stored in memory
18 in the protection apparatus in order for it to have been used by the protection apparatus (See
19 Taguchi Fig. 31 Element 157).

20 Further, in this combination, it would have been obvious to have the device
21 programmed/configured with the key updating routine and re-encryption routines prior to the
22 devices being first powered on. This would have been obvious because the ordinary person

1 skilled in the art would have been motivated to prevent needing to update the device to provide
2 this functionality to the device at a later time.

3
4 Regarding claims 13 and 31, Taguchi and Curran and Schneier disclosed that the
5 information rewrite means generates a random number, and performs ciphering by adopting a
6 ciphering pattern using the generated random number (See Taguchi Col. 14 Lines 4-6).

7 Regarding claims 14-17 and 32-35, see Taguchi Col. 21 Paragraphs 5-6.

8 Regarding claim 19, Taguchi and Curran and Schneier disclosed that the internal circuit
9 holds a ciphering pattern adopted by said ciphering section (See Taguchi Fig. 31 Element 155),
10 the processing apparatus further comprises a tamper detection section detecting tamper, and
11 ciphering pattern destruction means for destroying the ciphering pattern held in said internal
12 circuit in response to tamper detection made by said tamper detection section (See Col. 9
13 Paragraph 2).

14
15 Claims 1-3, 6-10, 21-22, and 25-28 are rejected under 35 U.S.C. 103(a) as being
16 unpatentable over the combination of Taguchi and Curran and Schneier as applied to claims 1
17 and 20 respectively above, and further in view of Milhaupt et al. (U.S. Patent Number 5,706,445)
18 hereinafter referred to as Milhaupt.

19 The combination of Taguchi and Curran and Schneier disclosed the use of a processor
20 and a separate encryption circuit (See Taguchi Fig. 31), but failed to disclose using separate
21 clocks with the encryption clock being set at a higher frequency than the processor clock.

22 However, Taguchi and Curran and Schneier did disclose that when encrypted software was input

Art Unit: 2131

1 to the system at the CD-ROM drive (See Taguchi Fig. 31) the decryption means had to decrypt
2 the software and then the encryption means had to encrypt the software and store the software in
3 memory before the processor could access the software (See Taguchi Col. 10 Paragraph 1).

4 Milhaupt teaches that reducing the clock rate to the processor during times when the
5 processor is not being used can dramatically reduce the power consumed by a processor (See
6 Millhaupt Fig. 5 and Col. 8 Lines 52-53 and Col. 11 Paragraph 2).

7 It would have been obvious to the ordinary person skilled in the art to employ the
8 teachings of Milhaupt in the combination of Taguchi and Curran and Schneier by providing each
9 portion of the device with a separate clock which can be throttled back when the portion is idle,
10 and further to throttle back the clock of the processing means when the processing means is idle
11 and the encryption/decryption means is active. This would have been obvious because the
12 ordinary person skilled in the art would have been motivated to reduce the power consumed by
13 the data processor while the processor was idle and waiting for the software to be re-encrypted
14 and stored in memory.

15 Regarding claims 2 and 21, see the rejection of claim 11 above.

16 Regarding claims 3 and 22, Taguchi and Curran and Schneier and Millhaupt disclosed
17 that the external circuit includes a plurality of external devices (See Taguchi Fig. 31 Elements
18 161-166), and said ciphering section performs ciphering using ciphering patterns according to
19 said plurality of external devices, respectively (See Taguchi Fig. 15).

20 Regarding claims 6 and 25, Taguchi and Curran and Schneier and Millhaupt disclosed
21 that the ciphering pattern determination means for recognizing a constitution of said external

1 circuit and determining a ciphering pattern of said ciphering section according to the constitution
2 of said external circuit (See Taguchi Col. 9 Paragraph 5 – Col. 10 Paragraph 1).

3 Regarding claims 7 and 26, Taguchi and Curran and Schneier and Millhaupt disclosed
4 that the said ciphering section ciphers the address and the data on said bus line by ciphering
5 patterns according to the plurality of regions divided from the address space allotted to the
6 entirety of said no less than one external device and according to application programs executed
7 by said CPU (See Fig. 15 and Col. 8 Lines 55-63).

8 Regarding claim 8, Taguchi and Curran and Schneier and Millhaupt disclosed a
9 deciphering section connected to the externally extending portion of said bus line, and returning
10 the ciphered address and the data on the bus line to an address and data which are not ciphered
11 (See Taguchi Fig. 31 Element 154 and Col. 10 Lines 25-27).

12 Regarding claims 9 and 27, Taguchi and Curran and Schneier and Millhaupt disclosed
13 ciphering pattern change means for changing a ciphering pattern whenever a predetermined
14 initialization operation is carried out for one of the plurality of regions divided from the address
15 space allotted to the entirety of said at least one external device (See Taguchi Fig. 11, Fig. 13,
16 and Fig. 15).

17 Regarding claims 10 and 28, Taguchi and Curran and Schneier and Millhaupt disclosed
18 that the ciphering section adopts a ciphering pattern in which ciphered data is changed according
19 to the address, for one of the plurality of regions divided from the address space allotted to the
20 entirety of said at least one external device, to thereby cipher the data (See Taguchi Fig. 11, Fig.
21 13, and Fig. 15).

1 Regarding claim 18, Taguchi and Curran and Schneier and Millhaupt disclosed that the
2 internal circuit holds a ciphering pattern adopted by said ciphering section (See Taguchi Fig. 31
3 Element 155), the processing apparatus further comprises a tamper detection section detecting
4 tamper, and ciphering pattern destruction means for destroying the ciphering pattern held in said
5 internal circuit in response to tamper detection made by said tamper detection section (See Col. 9
6 Paragraph 2).

7 Claims 4 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over the
8 combination of Taguchi and Curran and Schneier and Millhaupt as applied to claims 1 and 20
9 respectively above, and further in view of IBM (IBM Technical Disclosure Bulletin 19800601).

10 The combination of Taguchi and Curran and Schneier and Millhaupt disclosed the use of
11 random number in generating keys (See Taguchi Col. 14 Lines 4-6), but the combination of
12 Taguchi and Curran and Schneier and Millhaupt failed to disclose any information regarding
13 times when the external bus was not being used.

14 IBM teaches that memory can be tested by generating random addresses, storing random
15 data to the random addresses, and then checking that the generated data and the stored data are
16 consistent.

17 It would have been obvious to the ordinary person skilled in the art at the time of
18 invention to employ the teachings of IBM in the combination of Taguchi and Curran and
19 Schneier and Millhaupt in order to test the memory when the external bus was not in use. This
20 would have been obvious because the ordinary person skilled in the art would have been
21 motivated to ensure that the external memory was working properly, thus ensuring data integrity.

Conclusion

Claims 1-4, 6-11, 13-23, 25-29, and 31-36 have been rejected.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MATTHEW T. HENNING whose telephone number is (571)272-3790. The examiner can normally be reached on M-F 8-4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Art Unit: 2131

1
2
3
4
5
6
7 Matthew Henning
8 Assistant Examiner
9 Art Unit 2131
10 2/26/2008
11
12 /Ayaz R. Sheikh/
13 Supervisory Patent Examiner, Art Unit 2131